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ABSTRACT
A brief resume of contemporary Annlog -to -Digit r 1 Con-
verters with particular emphasis on the Voltage -Comprri son
method is given. Criterir for selection of a transistorized
DC error amplifier for such a system r.re discussed and the
more common types listed. In order to escrpe the severe drift
problems of the DC amplifier, the use of two AC amplifiers in
parallel to cover the frequency spectrum desired is investi-
gated. One amplifier passes frequencies from several cycles
per second to the upper limit desired; the second passes
frequencies from DC to several cycles per second, with the
aid of a chopper. A DC amplifier as described above w,ns
designed, constructed and tested for frequency response, with
results v.hich demonstrate that such a system is feasible.
Recommendations for further development, including the use of
transistor choppers, are presented.
The work for this thesis was done at Cubic Corporrtion,
San Diego, California during the period from 20 January
through 2\\. March 1958 and at the U. S. Naval Postgraduate
School, Monterey, California from 31 March to 15 Kay 1958.
I wish to express my sincere appreciation for the guidance
given me by Professor Mitchell Cotton and Professor Abraham
Sheingold of the U. 3. Naval Postgraduate School, and to
Sam Levy and Alex Bernstein of Cubic Corporation for their
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In recent years, a useful and sorely needed technique
has been developed to assist in the collection and evaluation
of technical data. This technique is ADCON, Analog-to-Digital
Conversion. The most apparent use for an ADCON is ps a pro-
cessing agent for analog, or continuously varying, date which
is to be analyzed by an electronic digital computer. A second
important usrge occurs in the field of radio telemetry. In-
formation collected in a test vehicle, say a rocket, generally
modulates a carrier frequency which is then transmitted to a
remote receiver. If the modulrtion is PCM, the deterioration
of data accuracy is significantly reduced because of the relative
ease of determining the presence or absence of a pulse £ l"].
The object of this paper is to describe and discuss a DC amp-
lifier which has been designed for use with one particular
type of ADCON, the Voltage -Comparison Encoder. To provide back-
ground for the development of this project, a brief discussion
of the three major types of ADCONs is given. Considerable
attention is given in Chapter II to the logic associated with
the Voltage-Comparison encoder rnd the DC Amplifier is shown
to be the heart of the system.
B. Major types of ADCONs
Although many variations have been used^2,3»t]> three

general typer, of ADCONs predominate. These pre the Time en-
coder, Spatial encoder, and the Voltage-Comparison, or Feed-
bac 1 ', encoder. The operating principles of each will be
described briefly.
1. Time encoder.
in this system, <- linear srwtooth and the un-
known voltage nre sent to a comparator, /ken the sawtooth
passes through zero, a counter is started. This counter is
stopped when the comparator indie ates thrt the srwtooth and
the unknown are equal in magnitude. Thus the number of pulse:
counted is c representation in binary form of the unlmown
voltage.
2. Spatial encoder.
The unknown here may be either an angular shaft
position or a voltage level. For the latter condition, the
unknown voltage level in connected to the vertical deflection
plates of a masked cathode ray tube. For each voltage level,
a corresponding horizontal line on the face of the CRT is
masked in such a manner that a binary code representing the
level is presented for read out to photocell circuitry. The
horizontal line may be illuminated by using a conventional
sweep or by flashing a thin horizontally orientated wafer of
electrons from the gun. Shaft position encoding is similar
except that a light source, slit, and radial mask are used,
no CRT being necessary.
3. Voltage-comparison encoder.
Basic to this method is the sequential sub-
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traction from the unknown voltage of p series of precision
voltages, each one half the magnitude of its predecessor.
After each subtraction, the most recent subtrahend is re-
tained if the difference is greater than zero, rnd is re-
moved if the difference becomes negative. //lien the smallest
precision voltage has been subtracted, the strtes of a series
of flip-flops associated with each precision voltage may be
read out as a binary represent.-- tion of the unknown voltage.
The logic circuitry is then reset to repeat the cycle on the
next unionown input sample.
C. Comparison of ADC OK types
If a high sampling rate is the major consideration, the
SPATIAL encoder is best, attaining sampling rates to 10 KC
at .l/o accuracy. The chief accuracy limitations are the
beam width of the CRT and the linearity of the vertical de-
flection circuitry. While the circuits are simple, a high
volume of auxiliary equipment is needed. Because of the CRT,
this encoder is not particularly suitable when extreme shock
and vibration are expected.
For the best precision, a time encoder should be chosen.
Accuracy is limited by the sweep linearity and the sensiti-
vity of the comparator. The sampling rate is slower than
the other methods. Jith optimum flip-flop speed in the coun-
ter (10 pulses/second) and . Vfo resolution, the maximum
sampling rate is 10,000 samples/second.
A compromise between the two types is the Voltage-

Comparison erco'ler. Using .1 ' resolution, rates of over
100,000 samples/second may be attained. Speed is limited
by the speed of the counter and by switching speed in the
logic net. Accuracy depends upon the precision voltages and
resistors used in the comparison network and on the "effi-
ciency of the switching devices which apply and remove the
precision voltages. About , 1% accuracy is obtainable pt the
present time. The chief disadvantage of this method is that
a considerable amount of logical circuitry is needed, but
transistorizrtion will allow the encoder to be encased in a
reasonable volume while also keeping power requirements low.
The object of my work at Cubic Corporation was to contribute
to an. analog-to-digital converter of the following specifi-
er tions :
,lfo Accuracy
Range -100 to /100 Volts
Transistor design (for ruggedness and low power
and volume considerations
)
Sampling Rate of about ^0,000 pulses/second
It is apparent that these specifications fit the Voltage-





The operation of the overall system may best be under-
stood by referring to Figure 1. Clock and counter pulses
are of positive polarity. The AND gates will conduct when
a pulse from the counter is sent to them simultaneously with
a positive enabling level from the DC amplifier. For the
flip-flops, the set output is high when the flip-flop is set,
and low when it is reset. Control gate j will apply -Vre f
to Rj when FLIP-FLOP j is set, and will ground Rj when FLIP-
FLOP j is reset. The SAMPLER reads the level of the analog
unknown °nd holds this level until the cycle of logic is
completed. The delay device allows for parallel readout
(from the RESET outputs of the flip-flops) and for the next
sample to be taken after pulse #12 and before pulse #1 of
the new cycle. This could just have well iave been done by
including pulse
-/13, but would have reduced the sampling
rate slightly. Rsign and Rsign ref cre included as an off-
set factor to allow both / and - input voltages to be
analyzed. For this system RS ign » Rsign ref s R/2.
B. Operation.
The sequence of operation begins with the sampler,
having previously tested the unknown, holding a level Vx
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all others. Thus -Vre f is applied to Rgj™ while R, 2R,
etc. are all grounded. Assuming the DC Amplifier input to
be at a virtual ground, the polarity of the input signal
will be the same as that of Vx. This is so because /Vre f
is eoual in magnitude to -Vre f, and effects a temporary
cancellation. Assume Vx is /. Then VOXJ <fc (of the amplifier)
is - , inhibiting the passage of pulse #2 through AND gate
//l. Thus -Vre;f remains applied to Rs ign for the entire
cycle. The effect is as if Rg^gn and RSicrn re f were not
included in the system. If Vx were negative, however, the
logic would ground Rg^™ for the remainder of the cycle.
The system would then operate on (/Vref -Vx ), a positive
quantity. The reset output of FF //l represents, therefore,
the polarity of Vx , "low" being equivalent to / and "high"
equivalent to -.
Assuming a positive Vx for illustrative purposes, we
continue with pulse // 2. In addition to feeding AND gate
/ 1, pulse # 2 sets FF # 2. If vx^l vrefl , the net currentH^-R—
flow will cause the input summing junction to be /. Since
R
x = R/2, this may rlso be stated as Vx > |
v
rgfl. The logic
will then cause no change in FF #2 when pulse 'f 3 arrives.






e ^ ' the DC Amplifier will have a /output and pulse
# 3 will ground R. Pulse ff 3 pIso applies - Vref to 2R.
ref 1 is thereby subtracted from the remainder of the pre-
ceding decision (i.e. from either V.. or V^ - £e f ) . Similar

logic prevails for the remaining stages through pulse ,/ 12.
The current applied to the amplifier input at this time is
:
10
± J Vx " Vref
j^r V -> (i)
Where Aj = or 1 depending on the logical operation
described above. For negative values, Vx may be replaced by
(/Vref - Vx ) in the above equation. This leads readily to
the interesting fact that the output for negative Vx values
is the one's complement of / Vx . Appendix I contains an ex-
ample of the operation for a particular numerical value.
The process is completed by a parallel readout of the
RESET outputs of the flip-flops. At the same time, the next
Vx value is sampled in anticipation of Pulse # 1 appearing
for round two.





CRITERIA FOR THE SELECTION OP THE DC ERROR AMPLIFIER
A. Performance required
By their nature, direct-coupled amplifiers are ornery
devices, the severe drift of the output current with change
of temperature being particularly vexatious. Also present
are the problems of other amplifier types - attaining suffi-
cient gain, appropriate bandwidth, and stability. With the
exception of the latter, which .will be discussed in Chapter
IV, each of these x>rill now be considered in detail, stress-
ing the application to the ADCON system. Tentative system
requirements are that a $ mv signal input should result in
a 5 volt output to a 2.7 K load. Clock rate is to be 500 KC,
allowing tx^o,usecs for the accomplishment of each decision.
1. Gain-bandwidth considerations.
Although transistor amplifier gain is more
aptly described in terms of current or power gain, it is
more convenient to speak of the voltage gain for this parti-
cular case. Considering solely the ratio of output signal
to minimum input signal, the gain requirement for an open
loop circuit would be A = 1000 or 60 db. For an operational
summing amplifier, equation (2) is valid only when the open
loop gain is high. Typical amplifiers have gains between $00
and 50 M [b]. The higher the gain, of course, the better the
approximation. For errors less than ,L, the open loop again
should be 66 db or better for Rf s R (see Appendix III). For

R-,<R the error becomes even smaller.
Since the rnalog range includes 100 volts, and since
transistor circuits operate at a lower level, a practical
summing amplifier would have an R^» lower than R. This leads
to an important distinction regarding the function of the DC
amplifier. That is, is it necessnry to have p true digital-
to-analog converter within the ADCON, as was assumed by the
simplified presentation of Chapter II? The answer depends
on the intended use of the system. If it is r contemplated
marketing the device "with the added capability of having e
separable DACON included, then Eou^ of the amplifier should
be p true representation of the analog voltage corresponding
to the state of the flip-flops. For the system being con-
sidered such a feature was not intended. Output of the DC
Amplifier, therefore, need not be an enlarged replica of the
input, but must show rather whether or not the input is plus
or minus in polarity at various periodic instants of the
decision cycle. Limiting, either within the amplifier or at
the input, would be permissible, the smallest expected signal
(/ 5>mv ) driving the output sufficiently to enable the gates
to the flip-flops. If the DACON feature were include :, the
smallest positive signal expected could be made to trip a
comparator which would in turn enable the gates.
Consider now the effect of bandwidth on the signal out-
put. Since the input signal will be similar to a series of
pulses, each of tijox^secs in duration, the desired amplifier
10

may be likened to a video amplifier. Assume uniform trans-
mission from zero frequency to fs, with no transmission
above fs. Also assume that the amplifier phase shift is
proportional to frequency within this bond and that no
limiting occur:; within the amplifier. If a rectangular
pulse is applied to the input, two significant character-
istics of the output must be examined. These pre the rise
time of the output and the condition that the output be gen-
erally of rectangular shape. It has been shown [7j that the








This leads readily to a pass band up to one MC for a two
jl\ sec pulse, which means a rise time of .8x4 sees. Since
delays may be expected in the logic circuitry as well, it
would seem reasonable that f_ be made at least one KC to al-9
low settling of the circuitry before the next pulse from the
ring counter appears. ITrturally deterioration of the actual
amplifier from the characteristics of the ideal amplifier
will alter the response. In particular, the phase variation
should be less than .5 radian from a linear characteristic
in a frequency range of IA7 KC [Qj . These criteria would
not apply to an amplifier which used limiting since they
were developed for a linear situation. In the latter
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instance, the recovery time of the saturated transistors
must be short enough, to allow proper operation of the logic
every two U sees. One practical wry to prevent excessive
overdrive of the transistors would be to limit the input
with junction diodes.
2. Drift requirements.
Before a DC amplifier can be useful in a par-
ticular system the problem of drift must be met and con-
quered. Drift is defined as a slow variation in output
current due to causes other than input signal. Equivalent
input drift is the signal input reouired to restore the
output current to the value required for zero output. With
these defined, let us examine the cruses and effect of drift
in a transistor amplifier.
Changes in supply voltage and changes in
operating temperature are the principle causes of drift.
Assuming that the former cause may be reduced sufficiently
by regulated supplies and adequate warm-up time, we may con-
centrate on the temperature. Transistor parameters will
vary with temperature, the most troublesome effects being
caused by changes in Ico, the collector current for zero
emitter current, and in the forward resistance of the emit-
ter-to-base diode [9j • These and other transistor vari-
ations prove troublesome even when direct coupling is not
used, and can shift the operating point to such a degree
that amplification is completely lost /~10"7 • Some form of
12

temperature compensation must be used in conjunction with
proper bias design £11, 12, 13/ . Jhen direct coupling is
used the problem is more acute since a slight change in the
DC operating point of each stage is amplified and passed on
to succeeding stages. The final stage may easily be driven
to saturation or cutoff by a slight change in the first
stage, even with no input signal. Considering this for the
ADCOK system where five mv is to provide a five-volt swing,
the eouivalent input drift must be less than five mv. As a
reasonable criterion we may say that the equivalent input
drift should be two mv or less.
B. Types of DC Amplifiers Generally Used.
1. Temperature- sensitive networks.
Temperature-sensitive networks such as those
described by Shea £ll7 and Keonjian £12j utilize resistors,
back-biased diodes and additional transistors to compensate
for Ico change with temperature. Typically they may reduce
output current drift to a value 1% of room temperature cur-
rent in the range 0° to £0° Centigrade.
2. Chopper stabilized.
For chopper-stabilized DC amplifiers, a feed-
back resistor connected from output to input reflects any
output drift. When the DC level of the input junction is
other than zero, a chopper breaks the DC voltage into a
square wave which is amplified by an AC amplifier, filtered
back to DC, and sent to some point in the circuit which will
13

cause a correction signal to reduce the drift almost to
neutralization. A filter between the input and the chopper
insures that only DC and very low frequency components pre
passed to the AC amplifier. It also prevents my significant
amount of current to be drrwn from the input when the chopper
contact is grounded. One method of feeding back the signal
is given by Blecher /ill/ and uses r complementary series of
input resistors, and one from the output, with the chopper
amplifier to introduce a correction 8t the summing junction
due to drift alone.
3. Differential input.
In this system feedback from the output is
sent to a differentially connected input [lSj . That is, the
feedback is to the brse of a transistor x^hich shares an emit-
ter resistor with the input transistor. Characteristics of
these two trrnsistors are usually matched so that parameter
changes with temperature balance out. A combination of the
differential method with chopper stabilization, albeit for
vacuum tube circuitry, is given by Bradley and I-.cCoy £l6j .
l\.. Balanced systems.
By differentially connecting transistors in
each stage and cascading the stages, DC amplification may be
obtained while drift due to temperature change is balanced
out. An illustration of this system, which also uses input
limiting, is shown in /17j •
111-

C. Proposed DC Error Amplifier.
1. Operation.
A basic change from the preceding types has
been made in the amplifier developed during the course of
this work, though many of the features of the chopper stabi-
lized amplifier are evident. This change is that no direct
coupling has been used, with the important result that changes
of DC operating points are not amplified and coupled to fol-
lowing stages. A block diagram of the amplifier is given by
Figure 2, and an idealized gain-frequency response by Figure
3. Both the main amplifier and the chopper amplifier are RC
coupled except that there are no capacitors from the last
stage of the main amplifier to the output. Point x connects
through a resistor to the base of the last stage. Feedback
resistor Rf, as before, is used to h-eep the summing junction
input at a virtual ground. The chopper amplifier is used in
parallel with the main amplifier rather than as a stabilizing
influence. Referring to Figure 3, the chopper amplifier
should pass frequencies from DC to a few cycles / sec. The
main amplifier must extend quite low in frequency, picking
up where the chopper amplifier left off and continuing to the
desired freouency fs . Addition of the two responses should
produce a response approximately linear from DC to fs .
The mechanical chopper runs at I4.OO cycles al-
ternately grounding the input and output of the chopper
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Figure3 . /o£A l /zed Response Cur ves
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tion becomes, at point u, a square upve of the s-me polarity
r s the DC signal and clamped to ground. Since the chopper
amplifier has a phase inversion and since point z is clamped
when point y is not, the filtered output Is of the srme
polrrity -s the original signal. This is illustrated by
Figure l±. R
1 C l
and R^C-* ore the input and output filters,
respectively. Note that with the summing junction being main-
tpined at a virtual ground, current flow through FL when
point y is grounded by the chopper contact would be very
small. Resistor R2 reduces this flow even further.
2. Comparison with other types.
If this type of amplifier can be successfully










Figure 4. Chopper Waveforms
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direct-coupled amplifier, the major limitation of DC Amp-
lifiers, successive amplificrtion of DC operating point
drift, will be avoided. Furthermore, the effect of the
change of the emitter- to-base diode resistance with temp-
erature mry be minimized by insertion of a swamping resistor
in the emitter leg, bypassed by a capacitor. For direct-
coupled circuits, this capacitor could not be used because
it would charge to the DC average of the imposed signal,
producing a DC error in the output. Thus any emitter re-
sistor used for swamping would also introduce degenerative
signal feedback. For the proposed amplifier, biasing should
be such that the operating point is on the linear portion of
the characteristics. If extreme temperature variations are
expected, temperature sensitive elements will probably be
needed, as in any AC amplifier, to keep operating point
shift small. With these precautions, the most likely cruse
of trouble would be the final stage which is direct coupled
to the output. The feedback resistor will help minimize
this drift, but will not be as effective as in the chopper
stabilized case. Also, the emitter resistor for this last
stage cannot be bypasse <, but if the first two strges have
sufficient gain this problem should not be too troublesome.
Of course, variation in the precision voltages for any
rerson, or in the relative resistances of the precision re-
sistors with temperature, will produce an error output which
is indistinguishable from the signal. This error is not a
18

function of the amplifier's characteristics, however, and
would appear equally for any of the types mentioned. One
obvious difficulty will be to match the frequency responses
of the chopper amplifier and the main amplifier so that all
frequencies lower than fs will be amplified approximately the
same amount. It should be noted, however, that the gain need
not be level to within .l/j in order to sttoin thrt accuracy
from the system, because of the manner in which the grin
enters the equation of a summing amplifier.
D. Comparison of chopper types.
1. Mechanical choppers
The use of mechanical choppers to amplify low
level DC signals is a long-established technique. In the
conventional system a low-level DC voltage is mechanically
chopped prior to amplification by an AC amplifier, and then
filtered bach to DC. Thus the relatively poor zero stability-1-
and gpin stability^ of DC amplifiers is avoided. One such
system developed by Williams, Tarpley, and Clark £l8j uses
this method for zero stability, combiner- with feedback for
gain stability. The bandwidth available for such a system
is low - much below the frequency of the mechanical chopper.
Zero stability may be defined as the maintenance of zero
output for zero input.
Gain stability, as used here, is the maintenance of a con-




Goldberg Revised means of using the chopper in such a way
that this bandwidth restriction is eliminated [l L)l . This
method is the Chopper-Stabilized DC Amplifier discussed in
III - B of this paper. An important advantage of the raech-
anicfll chopper for the letter system, and for the system of
this paper, is that synchronous filtering is so easily ob-
tained. By this is meant the mechanic al clamping of input
and output i±00 cycle waves to ground to give eventually an
amplified DC signal of the same polarity rs the input. The
errors at the summing junction due to the chopper itself,
such as thermal emf caused by contact potential, are small
(less than one mv), and the circuitry associated with the
chopper is simple, i.e., the driving circuit. Disadvantages
are high driving power, susceptance to vibration and shock,
short lifetime (1000 hours), necessity of shielding between
driving source and the chopper amplifier, narrow operating
freouency range, and high cost.
2. Electronic choppers
In recent years electronic choppers have been
developed using magnetic amplifiers, magnetic converters
[2.0J , or switching transistors. A typical transistor
chopper, using two npn transistors is described by Kruper
f2l7 . Referring to Figure $ t a square wave control signal
is applied through a transformer to the base of two trans-
istors, alternately cutting one off while the other is




























current to flow through that prrt of the output transformer
which is in series with the conducting transistor. On the
next half cycle the opposite trnnsistor and output trans-
former-'irlf prss current, producing a snuare-wave output
which may then be amplified. This device does not act as
an automatic clamp, r z did the mechanical chopper of III - C.
Therefore, the output of the AC amplifier must be synchron-
ously filtered so that the polarity of the input signal is
not lost. Another important consideration is the output ob-
tained for zero input. Ideal switching characteristics for
erch transistor would have operation along the Vc- Ic axes,
the voltage axis representing an open circuit and the current
axis a closed circuit. For zero DC signal the loa>l line
would intersect the origin and no output would result. The
actual characteristics are somewhat off this ideal, inter-
secting in the first quadrant just off the axis. Thus the
zero signal load line through the origin produces a small
error voltage. For the connection shown this error is over
10 mv. If the transistors are inverted (collector used as
emitter and vice versa) the intersection is an order of
magnitude closer to the origin, giving errors around 1 mv
/_"22j . An adaptation of this circuit which eliminates this
error voltage is shown in Figure 6. The basic operation is
similar, the DC voltage being applied to the load when A con-
ducts, and a short circuit appearing across the load when B
conducts. The important difference is that the error voltage
22

for rero DC signal is applied to the load in the same direc-
tion for both A' conducting and B conducting conditions. Then
if the transistors are matched, the error is a DC error which
doer- not p-^s-s to the AC amplifier. In both of trie preceding
circuits the input source resistance should be low to mini-
mize any error due to the small transistor current flow
through this resistor.
A third type of solid state chopper shown in Figure 7
is the ring bridge modulator described by Foody /23j . Refer-
ring to Figure 7, the control signal alternately activates










Figure P A Ring Bridge Modulator
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half of T2 to points X and Z through the activated path.
Opposite and equrl signal currents thus flow through the
two halves of Tl producing no effect here. On the next half
cycle signal current flows through the other half of T2, pro-
ducing a square-wave output.
3. Comparison of Choppers.
Sensitivity of the mechanical chopper and the
magnetic converter can be made as low as 10"° amperes. The
ring bridge modulator and transistor choppers have slightly
higher sensitivities, but would do just as well for this type
of DC amplifier. The latter two types have the advantage of
ruggedness, low power, long life, shock and vibration resis-
tance, small volume and weight, and the ability to operate
at higher frequencies. The magnetic converter requires more
power and is somewhat bulky. Advantages and disadvantages
of the mechanical chopper have been mentioned in paragraph
one.
The question arises, which chopper would be best for
the DC Amplifier of III - C? Selection of the mechanical
chopper was made at the time of designing the DC Amplifier
becruse it was readily available and because of the ease of
synchronized filtering when using it. The final choice must
rest on the proposed use of the ADCOIJ system. For example,
if the system were part of an earth satellite, the average
1000-hour life of the mechanical chopper would make it an
Impractical choice. For guided missiles, this chopper would
2k

be acceptable if the shock and vibrations expected would
have no adverse effects, and if too large p percentage of
its expected life were not use - up in pre-firing tests. For
ground installations the mechanical chopper is suitable pro-
vided that 1000 hours of operation is worth the forty dol-
lars or so that the chopper costs.
Offhrnd the transistor choppers would seem to have the
edge. One major drawback is the requirement that the source
input impedance be low. This system must use a filter to re-
strict the chopper input to DC and low frequencies. The
filter resistor, then, is a high impedance and must be con-
sidered a part of the input impedance. A second and less
important disadvantage is that the transistor choppers need
additional circuitry to accomplish the synchronous filtering
of the amplified square wave. In view of these factors, pnd
the time available for the project, choice of the mechanical







A. Chopper amplifier design.
1. Chopper amplifier.
Both the chopper amplifier end the main ampli-
fier rre outgrowths of the same basic design, the original
intent being to build a universal package which could be used
wherever an AC amplifier is needed in the system. It was
soon noted that the different demands of the two amplifiers
were not compatible, causing the design of each to diverge
toward its oxm requirements. For the chopper amplifier the
principle characteristic is that a i|00 cycle square wave be
amplified. Furthermore, the amplifier should be insensitive
to low frequencies, less than ten cycles or so, since they
are to pass only as a modulation of the [{.00 cycle carrier.
The final circuit diagram is conventional in design and is
given by Figure 8. The voltages were chosen the same as
those of the main amplifier to keep power supply reouirements
to a minimum. Stages one °nd three use 2N123 pnp germanium
trrnsistors, stage two a 2N167 npn. Choice of an npn for
the second stage wrs a carryover from an earlier attempt at
direct coupling; a pnp could just as ;%rell have been used.
The selection by trmsistor types was based on repsonably
low Ico values (two AJ[ amps average), and availability in
stock. Voltage gain for i j_00 cycles was measured at 6[j.db.
Approximate bandwidth between three db points for the chopper
26
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Figure 8. Chopper Amplifier
amplifier alone was from 300 cycles to seven KC. A signal
of six mv peak-to-peak drives the amplifier to saturation at
lj.00 cycles.
2. Chopper.
The mechanical chopper used was a Bristol
Company Synchroverter switch, part number Cll(.l]; • As in many
choppers, the synchroverter has make-before-break contacts to
prevent transient pickup during switching. Drive for the
cV.opper coil is provided by a transistorized I4.OO cycle free




As mentioned in paragraph one, the amplifier became
saturated for J4.OO cycle/second signals of over six mv swing.
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For the purpose of demonstrating the principle of comple-
mentary frequency response, this is satisfactory since the
mrin amplifier also saturates at thia approximate level for
mid-frequency signals. A signal smaller than this value was
used when taking the frequency response. For a system in-
corporating a DACON and working at the high voltage range of
this one, the chopper amplifier would have to use higher
supply voltages, and hence different transistors, to prevent
saturation.
b. Stray pickup.
Stray wiring picirup from the multivibrator to the in-
put to the chopper amplifier proved to be a major problem.
Only the slightest trace of transient spikes at base one was
sufficient to drive stage three into saturation, with the in-
put summing junction grounded. This pickup was minimized by
encasing the chopper, multivibrator, and filters inside a
shielded box. Shielded cabling was used for all leads to
and from the input filter as an added precaution. In another
instance, severe 60 cycle pickup, primarily from the power
supply, caused a 60 cycle/second output, chopped at a lj.00
cycle/second rate. If 60 cycle/second circuits are to be
used near the chopper amplifier for a system of this type,
unwanted response may be reduced by cutting off the low fre-
quency response between 60 and 1|00 cycles/second, by using a





B. Main Amplifier Design
1. Main amplifier
Figure 9 is a circuit diagram of the main
amplifier. Transistors are rgain 2IT123 pnp for the first
and third stages, and 2111^7 npn for stage two. A closed-
loop frequency response of this amplifier was taken and is
presented as Figures 10a and b. High-vnlued emitter and
coupling caprcitors were used to extend the response to
quite low frequencies, as indicated in the figure. Mid-
frequency gain was %G db rnd saturation was reached here
with a six mv peak -to -peak input. The upper three db point
occurred at about 100 kc, lower than the value of one MC
recommended in paragraph III-A for a tivo JUf sec pulse. Since
transisterized v:ide-band AC amplifiers extending well rbove
this frequency hove been developed £^7 , the problem of ex-
tending the response upward is not severe. hen the chopper
circuit was used in conjuncticn with the main amplifier, no
appreciable difference in gain was noticeable for frequencies
above 1.5 cycles/second. The dotted curve of Figure 10a
shows the response due to the chopper amplifier alone. Ex-
cept for DC, no readings were taken below .2 cycles/second.
Closed-loop gain for DC was measured at 3>k- c]^> lower than
the value desired but sufficient to demonstrate the feasi-
bility of using complementary amplifiers. Open-loop gain for
DC was 60 db, a more encouraging figure.
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Several different methods of coupling were
tried with thpt of Figure 9 settle upon. Omission of the
10 K-n. resistor would be satisfactory from a DC standpoint,
but AC signals from stage two would be shorted to ground by
the 20 ju\f filter capacitor.
Figure 11 shows an alternate approach. An
emitter follower is inserted beti%Teen the filter and the base
of strge three. The input voltage divider must now return
to a positive voltage to prevent cutoff of the emitter fol-
lower when the filter signal is positive. With the bpse of
the third-stage transistor quiescently maintained at zero
volts, emitter three also returns to a positive voltage. A
value of 1.5 volts gives the collector of this transistor an
operating point midway between saturation and cutoff for the
resistance and voltage values used. If the emitter resistor
is increased, a higher voltage could be used but excessive
signal degeneration results. Because AC signals coming
through the main amplifier were clipped at the base-emitter
junction, in the absence of emitter bypass capacitors, it was
felt thrt direct coupling from the filter was superior.
3. Output Circuit design.
Requirements of the output are that the feed-
back resistor shoulo be at zero volts quiescently, and should
be capable of positive and negative swings when the input
changes minus and plus, respectively. The output which en-










FIGURE 11. Emitter Follower Coupling
and / five volts, if possible. To accomplish this, output
to the AND gpte3 should be taken from point F of Figure 9.
An additional emitter follower, using a high current transis-
tor, should be connected here to provide sufficient charging
current for the AND gates without loading the amplifier ex-
cessively. If a full five volt swing is not available, point
F may be moved closer to the / 15 volt supply. Care must be
taken that this voltpge is not enough to enable the grtes for
zero signal condition, considering any expected power supply
fluctuations.
[}.. Stabilization.
As with any amplifier, oscillations must not
occur as the level of signals is changed. One indication of
possible instability may be obtained from the plot of gain In
3k

decibels versus log f. If the slope of the curve fells off
rt p rate greater than 10 db / octrve near unity gain, pos-
sibility of instability occurs £267 . If the characteristics
indicate this to be the cpse, interstage network shpping may
be used to introduce a lead network. The corner frequency
should be made lower than f
,
the frequency of unity gain,
so that the rising six db / octave characteristic of the net-
work will reduce the overall slope by this pmount before,
during, and for several db below unity gain. A more detailed,
but complicated, frequency domain analysis of stability may
be made by using Bode ' s return difference concepts. A thor-
ough treatment of this method, applied to trrnsistor ampli-






The basic concept of using complement pry AC ampli-
fiers, one with a chopper, to produce wide-b r nd >C amplifi-
cation is sound, and development of an ADCON system around
such rn amplifier is feasible. An important decision which
must be made prior to an ADCON»s iesign is whether or not a
seprrable DACON is to be included. For a specific industrial
or military application, such as part of a guided missile,
this seems unnecessrry. On the other hand, if tF-ie ADCON is
to be a general purpose commercial item, having p seprrable
DACON provides an added touch of versatility, extending the
range of usefulness of the unit. The DC amplifier, whether
of the type discussed in this paper or another type, is af-
fected by this decision. If a separable DACON is wrnted,
there must be no limiting in what will then be an operational
amplifier. The AND gates will then be driven by p comprr.-tor
following the amplifier, or possibly a DC error amplifier
£28, 29] . If p separable DACON is not desired, this type
of amplifier is still satisfactory; or one which limits the
input signal may be used. For the latter case, it is recom-
mended that the limiting be done at the summing junction.
That is, the feedback resistor may be omitted and the summing
junction returned to ground through a pair of junction diodes
connected in parallel, plate to cathode. The forward resis-
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tpnce of the diodes must be low enough compared to the low-
est valued summing resistor to maintain the desired pccuracy,
and high enough to develop sufficient input signal. It
should be realized thpt limiting within the amplifier when
a feedback resistor is being used, does not replly accomplish
the purpose of the amplifier. Superficially it appears thpt
as long as a positive or negative output indication is all
that Is needed, limiting does no harm. As pointed out by
Jo'nson [3>0J , however, limiting destroys the brsis on which
the operational amplifier eourtions were derived. Thpt is,
^out ^ "2in A. Becpuse of this, the summing junction is not
maintained at a virtual ground and the input signals are in
error. The amplifier described in this paper, for instance,
will work with the system as described in Chapter II only for
low input signals below the saturation level. It can be made
to work under signal-limiting conditions, however, by modi-
fying the ADC0kT system as previously described in this para-
graph.
B. Summing junction.
If the system is to be capable of encoding unknown
voltpges from -100 to /l00 volts, the feedback resistor will
have to be about four times smpller than the smrllest resist-
pnce in the precision network of Chrpter II to bring Eou
-fc
down
to voltages compatible v^ith transistor circuits. This makes
the feedbac' resistor small since the smallest summing re-
sistor is itself restricted in sixe by the requirement that
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the largest resistor be 2 ps big. One solution is to
reduce the input unknown voltage, by a fourth spy, using an
operational amplifier. The remainder of the system may then
operate on this unknown. The voltage applied to the pre-
cision resistors would nox* be made 25 volts to accommodate
the new scale. If this voltage is too low, however, error
due to voltage drops in the diode switches becomes more sig-
nificant. An alternate solution is recommended. Several
different configurations for the summing network have been
suggested and successfully used in other systems j_3^-f 32/ .
These are generally ladder networks which are arranged so
that precision voltages or currents are generated in accord-
ance with the position of a series of electronic switches.
The currents or voltages can be made to be in the progression
If 2i i"« • • • & s reouired, but using resistors which do not
vary R, 2R, liR. . . . Smith's system /33J t for example, uses
only R and 2R values. Thus R may be made rather large to
accommodate the high voltage range, an^ the feedback resistor
may then be increased in size also.
C. Accuracy.
Ten - bit information implies a resolution of one
part in 102li, and sets a limit on the accuracy of about
t «05/3« The accuracy of the system can by no means be con-
sidered synonymous with the resolution, however. For a ,1%
accuracy with a ten-bit encoder the open loop gain of the
amplifier should be greater than 66db. The resistors and
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voltages of the precision summing network, the zero drift
of the amplifier, and the analog sampling mechanism must be
better than ,\% in accuracy, as well. To help achieve this
accuracy it is recommended that the precision resistors be
of a non-conductively wound, wire-wound type, each with a
trimmer. If possible, they should be mounted near each other
on s common heat sink, since their elrtive values determine
the precision.
D. The chopper.
The advantages and disadvantages of the various
choppers have been covered in more detail in III-D. Although
the mechanical chopper was s itable for the purposes of this
preliminary investigation, transistor choppers are recom-
mended for this type of amplifier because of their relatively
low cost, long life, ruggedness, low power requirements, and
small bulk. This is done with the reservation that some means
of neutralizing the error caused by "on condition" transis-
tor current through the filter resistor must first be developed,
E. Summary.
Using the complementary AC amplifiers, one amplify-
ing a chopped DC signal, as a substitute for a DC amplifier
is a technique which is feasible for ADCON and other appli-
cations. For best results from a system accepting signals
from -100 to /l00 volts, a scaled reduction of the input or
the use of a ladder type network is recommended. Either an
operational summing amplifier with over 66 db open loop gain
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to be followed by a comparator/error amplifier, or an input-
limited DC amplifier with no feedback resistor should be em-
ployed. The transistor chopper should replace the mechanical
chopper if the major problem of "on condition" transistor cur-
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REACTION OP THE ADCOT! TO A SAMPLE VOLTAGE
For a numerical illustration of the ADCON operation we
refer to FIGURE 12. Here a feedbnc* resistor, Rf., is shown
across the DC Amplifier. |v| - |vref | 100 VOLTS. Eout
refers to the output of the DC Amplifier, and all resistances
have been doubled (since the ratio is the same, no contra-
diction with Chapter II occurs here). Let R = Rf.
As in Analog computers, if the forward gain of the ampli-
fier is high ~nd the input current to the amplifier negli-
gible, Eout is given by Korn and Korn [ %J :
v:hen all of the resistors are connected to -V.




out -% (/60 /100 - 100 ) = - 60
Since Eou ^. is - , no change occurs for FF #1 and the
/lOO and -100 Volts cancel for the remainder of the cycle.
They will be omitted henceforth.
For the next step,
Eout £ - ( /60 -100 \ = - 10
Therefore, no cliange in FF #2.
Continuing,
W» - (/60 - 50 - tf)= fl$





FIGURE 13 lists some of the values which may be expected
1
TTT2ZT
for typical inputs. The resolution of the system is jjr^n— or
a little better than .l~/o. Note that the number obtained is
not a binrry representation of the decimrl system since
weighting is 5>0, 25, 12. 5> etc., rather than 6)4, 32, 16, etc.
T'le resistors could be adjusted to the proper values to ob-
tain the latter weighting, if desired. Under this condition,
however, the resolution would be 1,28 times as great.
kh

+ V (Sign Ref.)
V„ (+ or -)
M'-lOO
Fi c-ure /2 Simplified Summing Junction
Vx \ SO 25 /# too/6 /£0 too6* too128 too2S6 /ooSU Hi
+100 1 1 I / / / / / / / /
+60 / / o o / / O O / / o
0+c / o o o o O o o O o /
/ o o o o O o O o o o
O-e O 1 / / / / 1 / / / o
-60 O o / / o O 1 / o o /
-700 o o O O o O o o o




The control gates which can be similar to the circuit
shown in Figure llj., must use the non-regulated output of the
flip-flops to apply or remove, os the logic dictates, a
highly regulated voltage, Vr , to the associated precision
resistors. To illustrate control gate action, let V2 be
/ 2 Volts and the flip-flop multivibrator signal be / 5
Volts for the case where the flip-flop is set, and Volts
for tiie case where the flip-flop is reset. Assume R^rim is
Included in Hi, For the "set" condition, / 5 Volts applied
to the transistor 's base will cut it off. Current flow will
be as shown by the solid arrows, and diodes I and III will
be brck biased, provided V2'<V^. Since these ere both
negative voltages, this ineouality occurs when
Rb
VrRb^R fc
if the small diode voltage drops are neglected. This in-
equality should be designed into the circuit with sufficient
safety margin to allow for changes In V, and for replacement
of the transistor. The precision resistor for this stage
would be Rj / Rtrim / ra /Rdiode II.
For the "Reset" condition zero volts is applied to the
base, allowing the current flow indicated by the dotted
arrows. Assuming only a small VCE for the transistor under
this condition, V2 and Vn are at about / 2 Volts, beck-
14-6

biasing diodes II and IV. R* is tnen grounded through RB .
The diodes used in the system should have a low forward
resistance and a high bad: resistance. Since Rdlode II» the
forward resistance of diode II, mny be calibrated out of the
problem by adjustment of Rtrim# the forward resistance need
not be an inescapable error. A high value of Vn, of course,
also helps this situation. Care must be taken that the back
resistances of I and III are very liigh. The effect of leak-
age current through these diodes may be studied by replacing
them with their back resistances and drawing a Thevenin
equivalent embracing V lf RL , RB and the back-resistances in
parallel with each other, loading the "ideal" circuit be-
tween R^ and R^p^. Several diodes in series replacing
diode I, and a similar arrangement for III, will help keep









SUMMING AMPLIFIER ER XJE TO FINITE GAIN
The formula for the output of a summing amplifier, as-
suming negligible current flow to the amplifier, is given
by Korn and horn J_ 6J as:
Eo - A
~^
n ( 1 -A) R, / 1
where R-^ is the input resistor
R-p is the feedback resistor







Ein 1 ( 1 / Rf ) / 1
|A| R1




For infinite open loop gain, EQ s - 1
"TSn"






Using the larger value,
- 1.001
to
or jA^ r 20 log 2002 = 66.2 db










A DC error amplifier for an analog-to-di
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